当前位置:首页 > 工业控制 > 电子设计自动化

The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high perfor-mance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65nm technology making the devices suitable for high-volume, high-speed, low-cost applications. The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 586 user I/Os. The LatticeECP3 device family also offers up to 320 18x18 multipliers and a wide range of parallel I/O standards. The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distrib-uted and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities. The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS. The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter toler-ance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-empha-sis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media. The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capa-bility, bit-stream encryption, and TransFR field upgrade features. The Lattice Diamond™ and ispLEVER® design software allows large complex designs to be efficiently imple-mented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the design for timing verification. Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

LatticeECP3器件主要特性:

? Higher Logic Density for Increased System Integration

•17K to 149K LUTs

•116 to 586 I/Os

? Embedded SERDES

•150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes

•Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols

•Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO

? sysDSP™•Fully cascadable slice architecture

•12 to 160 slices for high performance multiply and accumulate

•Powerful 54-bit ALU operations

•Time Division Multiplexing MAC Sharing

•Rounding and truncation

•Each slice supports

? Flexible Memory Resources

•Up to 6.85Mbits sysMEM™Embedded Block RAM (EBR)

•36K to 303K bits distributed RAM

? sysCLOCK Analog PLLs and DLLs

•Two DLLs and up to ten PLLs per device

? Pre-Engineered Source Synchronous I/O

•DDR registers in I/O cells

•Dedicated read/write levelling functionality

•Dedicated gearing logic

•Source synchronous standards support

•Dedicated DDR/DDR2/DDR3 memory with DQS support

•Optional Inter-Symbol Interference (ISI) ? correction on outputs

? Programmable sysI/O™Buffer Supports Wide Range of Interfaces

•On-chip termination

•Optional equalization filter on inputs

•LVTTL and LVCMOS 33/25/18/15/12

•SSTL 33/25/18/15 I, II

•HSTL15 I and HSTL18 I, II

•PCI and Differential HSTL, SSTL

•LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS

? Flexible Device Configuration

•Dedicated bank for configuration I/Os

•SPI boot flash interface

•Dual-boot images supported

•Slave SPI

•TransFR™I/O for simple field updates

•Soft Error Detect embedded macro

? System Level Support

•IEEE 1149.1 and IEEE 1532 compliant

•Reveal Logic Analyzer

•ORCAstra FPGA configuration utility

•On-chip oscillator for initialization & general use

•1.2V core power supply

图1. LatticeECP3-35 器件简化框图

EB43 PCI Express桥接评估板

As PCI Express applications have emerged, the LatticeECP3™ FPGA family has become a well-suited solution for many system designs. The features of the LatticeECP3 PCI Express Solutions Board can assist engineers with rapid-prototyping and testing their designs. The board is an enhanced form-factor of the PCI Express add-in card specification. It allows for full x1 form-factor compliance and x4 is available for demonstration purposes with some non-standard form-factor issues. The flexibility to use the same board to demonstrate both x1 and x4 configurations is accomplished by simply changing the mounting hardware. The board has several debugging and analyzing fea-tures for complete evaluation of the LatticeECP3 device. This guide is intended to be referenced in conjunction with evaluation design tutorials to demonstrate the LatticeECP3 FPGA.

This user’s guide describes the LatticeECP3 PCI Express Solutions Board featuring the LatticeECP3 LFE3-95EA-FN672 FPGA. The stand-alone evaluation board provides a functional platform for development and rapid prototyp-ing of applications that require high-speed SERDES interfaces to demonstrate PCI Express capabilities using an add-on card form-factor. The board is manufactured using standard FR4 dielectric and through-hole vias. The nom-inal impedance is 50-ohm for single-ended traces and 85-ohm for differential traces.

EB43 PCI Express桥接评估板主要特性:

• PCI Express x1 and x4 edge connector interfaces

• Allows demonstration of PCI Express (x 1and x4) interfaces

– x1 is form-factor compliant and will fit a standard PC-equipped PCI Express motherboard socket

– x4 is non-compliant but will demonstrate x4 functionality by a simple change to the hardware

• Allows control of SERDES PCS registers using the Serial Client Interface (ORCAstra) • On-board Boot Flash

– Both Serial SPI Flash and Parallel Flash via MachXO™ programming bridge

• Shows interoperation with a high performance DDR2 memory component

• Includes driver based “run-time” device configuration capability via ORCAstra or PCI Express

• Switches, LEDs, displays for demo purposes

• Input connection for lab-power supply

• Power connections and power sources

• ispVM™ programming support

• On-board and external reference clock sources

图2.EB43 PCI Express桥接评估板外形图

图3.PCI Express桥接解决方案框图

图4.EB43 PCI Express桥接评估板电路图(1)

图5.EB43 PCI Express桥接评估板电路图(2)

图6.EB43 PCI Express桥接评估板电路图(3)

图7.EB43 PCI Express桥接评估板电路图(4)

图8.EB43 PCI Express桥接评估板电路图(5)

图9.EB43 PCI Express桥接评估板电路图(6)

图10.EB43 PCI Express桥接评估板电路图(7)

图11.EB43 PCI Express桥接评估板电路图(8)

图12.EB43 PCI Express桥接评估板电路图(9)

EB43 PCI Express桥接评估板材料清单(BOM):

图13.EB43 PCI Express桥接评估板元件布局图(顶层)

图14.EB43 PCI Express桥接评估板元件布局图(底层)

详情请见:

http://www.latticesemi.com/documents/ds1021ea.pdf

http://www.latticesemi.com/documents/EB43.pdf



本站声明: 本文章由作者或相关机构授权发布,目的在于传递更多信息,并不代表本站赞同其观点,本站亦不保证或承诺内容真实性等。需要转载请联系该专栏作者,如若文章内容侵犯您的权益,请及时联系本站删除。
换一批
延伸阅读

如今,无线充电已经广为人知,不再是一个新鲜词汇,众多行业对这一技术的接受度越来越高,其相比传统的有线插拔、触点方式,优势明显。

关键字: 无线 充电 解决方案

通过按键操作,可使数码管显示不同类别的实时数据和运行参数,数据名称数码管显示 3 位符号,第一位为字母,表示当前正在查看的数据类别,后面两位用数字表示正在查看数据的编号。 数据类别用字母表示, F 表示频率类别,...

关键字: 振弦采集仪 振弦传感器 工程监测 工程设备 无线网络 解决方案

1、开机 VTN4XX 有四个开机途径,手动开机、自动定时开机和上电开机、信号触发开机。 上电开机:当“工作模式拨码开关” 第 4 位为 ON 时,直接连接外部电源即可开机。 自动开机:设备根据预设的时间间隔自动...

关键字: 振弦采集仪 振弦传感器 工程监测 工程设备 无线网络 解决方案

VTN是多通道振弦、温度、模拟传感信号系列数据采集仪,可对32通道振弦频率、32通道热敏电阻或DS18B20温度传感器、32通道模拟量传感器(电流或电压)进行实时在线采集或全自动定时采集存储工作;预留一路可调电源输...

关键字: 振弦采集仪 振弦传感器 工程监测 工程设备 无线网络 解决方案

电动剃须刀作为一种常见的小家电在人们的日常生活中有着广泛的应用,每个男人几乎都会配备一个。电动剃须刀相比传统剃须刀就省事多了,刮得干净效率又高。而且电动剃须刀也更不容易刮伤,相比之下更安全。芯岭技术就有一种基于单片机的智...

关键字: 芯岭技术 方案开发 解决方案 单片机

不知道大家有没有看过萌萌的拍拍灯,颜值超高,还很实用。首先它操作简便,轻拍即可开关灯,光线柔和不刺眼。只要轻轻拍打灯面,暖黄色的灯光就会亮起,在起夜时能帮我们照明,且灯光微弱不刺眼,不用担心会影响舍友休息。还有延时关灯、...

关键字: 芯岭技术 方案开发 解决方案 单片机

XL32F003系列微控制器采用高性能的32位ARM*Cortex*-M0+内核,宽电压工作范围的MCU。嵌入高达64 Kbytes flash和8 Kbytes SRAM存储器,最高工作频率32 MHz。包含多种不同封...

关键字: 方案开发 解决方案 单片机

充电宝一般都是由锂电池芯作为储电模块。差别于商品內部配备的电池,也叫外挂软件充电电池。配备多种多样的开关电源转换头,具备大空间、多功能、体型小、长寿命和可以信赖 等特性,是可随时为手机上、MP3、Mp4、手机上、PDA、...

关键字: 芯岭技术 方案开发 解决方案 单片机

该电热水壶方案是基于单片机控制,该电热水壶是在普通水壶的基础上,增加了温控功能,可以按需求加热到需要的水温。根据不同的水源采用不同的加热方式,40℃适合温奶、60℃适合蜂蜜水、80℃适合花茶、90℃适合咖啡、100℃烧开...

关键字: 芯岭技术 方案开发 解决方案 单片机

摘要:湖南某大型白酒生产企业随着业务发展有了扩大产能的需求,因而实施了三期生产线扩建工程,但现有的污水处理站无法满足产能扩建后的排水要求,必须同步进行废水处理工程的改扩建。现主要介绍了工程改扩建的内容和改造后的运行情况,...

关键字: 厌氧反应 总氮控制 解决方案
关闭
关闭