当前位置:首页 > 嵌入式 > 嵌入式教程
[导读]基于LPC1311设计的Cortex-M3 CPU USB接口方案

NXP LPC1311/13/42/43 是基于Cortex-M3 的微控制器,具有高度集成和低功耗,可用于嵌入式应用。CPU工作频率高达72MHz,单电源2.0V-3.6V工作,内置了嵌套中断向量控制器(NVIC),多达32KB闪存,多达8KB数据存储器,USB设备,快速模式I2C总线接口,一个UART,四个通用定时器和多达42个GPIO引脚。主要应用在电子测量,照明,告警系统和白色家电。本文介绍了LPC1311/13/42/43主要特性,方框图,时钟发生方框图以及自供电USB接口框图和总线供电USB接口框图。

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I2C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

LPC1311/13/42/43主要特性和优势:

ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.

ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).

32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.

8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.

In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.

Selectable boot-up: UART or USB (USB on LPC134x only).

On LPC134x: USB MSC and HID on-chip drivers.

Serial interfaces:

USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).

UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.

SSP controller with FIFO and multi-protocol capabilities.

I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.

Other peripherals:

Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.

Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.

Programmable WatchDog Timer (WDT).

System tick timer.

Serial Wire Debug and Serial Wire Trace port.

High-current output driver (20 mA) on one pin.

High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus.

Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.

Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.

Single power supply (2.0 V to 3.6 V).

10-bit ADC with input multiplexing among 8 pins.

GPIO pins can be used as edge and level sensitive interrupt sources.

Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.

Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.

Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.

Power-On Reset (POR).

Integrated oscillator with an operating range of 1 MHz to 25 MHz.

12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.

Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.

System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.

For USB (LPC1342/43), a second, dedicated PLL is provided.

Code Read Protection (CRP) with different security levels.

Unique device serial number for identification.

Available as 48-pin LQFP package and 33-pin HVQFN package.

LPC1311/13/42/43应用:

eMetering

Lighting

Alarm systems

White goods
[!--empirenews.page--]

图1。LPC1311/13/42/43方框图

图2。LPC1311/13/42/43时钟发生方框图

图3。LPC1311/13/42/43自供电USB接口框图

图3。LPC1342/43总线供电USB接口框图

本站声明: 本文章由作者或相关机构授权发布,目的在于传递更多信息,并不代表本站赞同其观点,本站亦不保证或承诺内容真实性等。需要转载请联系该专栏作者,如若文章内容侵犯您的权益,请及时联系本站删除。
换一批
延伸阅读

北京2022年10月19日 /美通社/ -- 随着云计算、大数据的普及发展,过去的"云"是服务于大企业的计算模型,而十多年过去了,越来越多的应用及业务走上"云端",对计算核心数需求...

关键字: ARM 大数据 云游戏 CPU

在这篇文章中,小编将对CPU中央处理器的相关内容和情况加以介绍以帮助大家增进对CPU中央处理器的了解程度,和小编一起来阅读以下内容吧。

关键字: CPU 中央处理器 晶圆

在桌面级处理器上,AMD多年来一直在多核上有优势,不过12代酷睿开始,Intel通过P、E核异构实现了反超,13代酷睿做到了24核32线程,核心数已经超过了锐龙7000的最大16核。在服务器处理器上,AMD优势更大,64...

关键字: AMD CPU Intel EUV

华为麒麟芯片(HUAWEI Kirin)是华为技术有限公司于2019年9月6日在德国柏林和北京同时发布的一款新一代旗舰芯片。华为麒麟在3G芯片大战中,扮演了“黑马”的角色。

关键字: 麒麟 CPU 华为Mate 50

据业内信息,近日ADM的一份内部报告显示,ADM正在计划降低其锐龙 7000 CPU的生产计划。现阶段全球市场PC的低迷和销量下滑,再加上AM5平台整体反响不佳等等一系列原因导致ADM采取这一行动计划。

关键字: PC ADM 锐龙 7000 CPU

北京2022年10月17日 /美通社/ --  "天下武功、唯快不破",数字经济时代尤甚。 数据极富价值,堪比新时代的石油。数字经济时代,数据价值如何快速、高效地释放显得尤为重要。自20...

关键字: 软件 IO SSD CPU

Linux内核是从V2.6开始引入设备树的概念,其起源于OF:OpenFirmware, 用于描述一个硬件平台的硬件资源信息,这些信息包括:CPU的数量和类别、内存基地址和大小、总线和桥、外设连接、中断控制器和中断使用情...

关键字: Linux内核 硬件 CPU

(微控制单元 MCU(Microcontroller Unit),又称单片机,是把中央处理器(CentralProcess Unit; CPU)的频率与规格做适当缩减,并将内存(memory)、计数器(Timer)、US...

关键字: 单片机 芯片 CPU

日前,澜起科技宣布其第三代津逮®CPU系列产品通过了VMware公司的产品兼容性认证,达到VMware ESXi 7.0 U3虚拟化平台的通用兼容性及性能、可靠性要求,满足用户的关键应用需要。

关键字: 澜起科技 CPU VMware兼容性

CPU内部自带的定时器模块,通过初始化、配置可以实现定时,定时时间到以后就会执行相应的定时器中断处理函数。硬件定时器一般都带有其它功能,比如PWM输出、输入捕获等等功能。但是缺点是硬件定时器数量少!!

关键字: 软件定时器 硬件定时器 CPU

嵌入式教程

6897 篇文章

关注

发布文章

编辑精选

技术子站

关闭